The core is a scalable chip-to-chip interconnect protocol designed to enable the following for use in select UltraScale™ and UltraScale+™ architectures.
The core is a scalable chip-to-chip interconnect protocol designed to enable the following for use in select AMD UltraScale™ and AMD UltraScale+™ architectures.