# De-Mystifying the 28 Gb/s PCB Channel: Design to Measurement

Heidi Barnes Robert Sleigh Mike Resso

ESIGN FON® 2014

Agilent Technologies

Jack Carrel Hoss Hakimi **E XILINX >** ALL PROGRAMMABLE.

> UBM Tech

January 28-31, 2014 | Santa Clara Convention Center | Santa Clara, CA



### > 28 Gb/s SERDES Channel Overview

### Design Analysis for Band Limited Fixture Removal

### **Fixture Removal Methods**

### >28 Gb/s SERDES Measurements at the DUT

# 28nm FPGA with GTZ XCVR 7H580T





VH580T GTZ TX Eye Diagram: 28.05Gb/s





<u>VH580T GTZ</u> RX Eye Scan: 28.05Gb/s Through a 12.5 dB Lossy Trace



# **Physical Description PCB Stackup**

### PCB Stackup

- 22 Layers
- HS signal layers: Panasonic Megtron6
- Other layers: ISOLA 370HR FR4
- For Megtron6 and 370HR interleaved in lower layers for mechanical stability

Note: For economic reasons other layers are standard FR4 (ISOLA 370HR)

	Layer	Туре	CU Weight	CU %	Material Description	Via Structure	Segment
	Solderma 1	sk Signal	н	20	Press thk = 4.56 mil		Foil Prepreg
	2	Plane	н	94	3.9 mil H/H		Core
	3	Signal	н	20	Press thk = 5.38 mil		Prepreg
	4	Plane	н	94	3.9 mil H/H		Core
J	5	Signal	Н	5	Press thk = 5.29 mil		Prepreg
5	6	Plane	н	94	2.0 mil H/H		Coro
	7	Signal	Н	5	Press thk = 5.29 mil		Prepreg
	8	Plane	н	94	3.9 mil H/H		Core
	9	Mixed	н	9	Proce the = 5.22 mil		Proprog
	10	Diana		04			Flepleg
	10	Plane		94	3.0 mil H/H		Core
	11	Plane	Н	91	Press thk = 5.31 mil		Prepreg
7	12	Plane	н	94	3.0 mil H/H		Core
	13	Plane	Н	89	Press thk = 5.78 mil		Prepreg
$\geq$	14	Plane	н	91			
	15	Plane	н	94	3.0 mil H/H		Core
				7	Press thk = 5.50 mil		Prepreg
	16	Mixed	н	39	4.0 mil H/H		Core
	17	Plane	н	94	Proce the = 5 20 mil		Dranma
í	40	Qianal		2	Fless tilk – 5.26 fill		Flepley
	18	Signal		3	4.0 mil H/H		Core
	19	Plane	н	94	Press thk = 5.28 mil		Prepreg
	20	Signal	н	3	4.0 mil H/H		Core
	21	Plane	н	94	Press thk = 4.56 mil		Prepreg
	22 Solderma	Signal sk	н	21	- 1655 UIK - 4.50 IIII		Foil

# **Physical Description Pin/Via Breakout**

### BGA Pin Via Field

- High-speed Signal Via (Backdrilled) —
- Standard Signal Via (Not Backdrilled)
- Ground Via (Not Backdrilled)

#### Via Topology

- 10 mil Drill
- 20 mil pad
- 28 mil anti-pad
- Backdrill 8 mils from target layer +/- 3mils





Differential Pair Routing: 3.5 mil Traces with 10 mil gap





### Measurement Fixture

Coaxial Adapters Cable Assembly PCB Routing BGA Via Field



### **Error Due to Gibbs Phenomena**



# **Required Channel Bandwidth**







# **Fixture De-Embedding Methods**

# Channel Model De-Embedding Options

- 1) Direct Probe Measurement
- 2) Test Coupon Structure with AFR
- 3) Hybrid Multi-Path Simulation with Minimal Test Structures
- 4) Direct Reflect Measurement with AFR algorithm.









DesignCon<sup>®</sup> 2014

# **Fixture Removal Review**



### **New 1-Port Automatic Fixture Removal**

**1-Port AFR** 1-Port, Open at DUT S12 S13 S14 S11 **Through Path** In-Situ Path Measurement S22 Port 1 S21 S24 S<sub>23</sub> Reflect PLTS 1-Port AFR Port 3 S<sub>32</sub> S31 S<sub>33</sub> Su **Differential Pair** Note: Only 4 S-Parameters are S42 S43 S41 SAA Measure S11, S33, S13, S31 used to calculate the differential into a reflective open or short. Calculate full .s4p .s4p fixture behavioral model.



# **Partial vs. Full De-Embedding**

![](_page_15_Figure_1.jpeg)

![](_page_16_Figure_0.jpeg)

### **Device Characterization**

Measurements used to compare de-embed models

### Waveform

- Compare specific bit sequences (bits onscreen)
- Rise/Fall Time
- Amplitude

### • Eye Diagram

- Fast and efficient, examine all bits in a pattern
- Rise/Fall Time
- Eye Amplitude
- Eye Height

### • Jitter and Amplitude Analysis

- Isolate random and deterministic components
- Focus on inter-symbol interference (ISI)
   (check efficacy of S-parameter models used for de-embedding)

![](_page_17_Figure_14.jpeg)

![](_page_17_Figure_15.jpeg)

![](_page_17_Figure_16.jpeg)

![](_page_18_Figure_0.jpeg)

### 28 Gb/s Performance of Fixture Removal Methods

#### Test Equipment Setup

![](_page_19_Picture_2.jpeg)

#### Agilent 86100D DCA-X with 86108B module

- Bandwidth: 50 GHz
- Intrinsic Random Jitter: < 50 fs rms
- Integrated Clock Recovery
  - Data Rate (DR): 28.05 Gb/s
  - Loop Order: 1<sup>st</sup> Order (0 dB Peaking)
  - PLL Bandwidth: 16.8 MHz (DR/1667)

![](_page_19_Figure_10.jpeg)

![](_page_19_Figure_11.jpeg)

Note 1 – the "Align" function simply removes filter delay and aligns waveforms making it easier to compare waveforms.

### **Waveform Measurements**

![](_page_20_Figure_1.jpeg)

#### 1-Port AFR Model:

- Rise time (20%-80%): 2.6 ps faster (20% improvement)
- Amplitude: 163 mV higher (27% improvement)

### **Waveform Measurements**

![](_page_21_Figure_1.jpeg)

Where does the ringing come from after de-embedding?

# **Eye Diagram Measurements**

![](_page_22_Figure_1.jpeg)

Eye Diagram	PRBS15	S-Paramater Model Used by De-Embed Function		
FlexDCA Signal Identifier	D1A	F3	F5	F7
	Raw Differential			
Description	Waveform	1-Port AFR	ADS	2x Thru AFR
Rise Time 20-80% (ps)	15.2	12.1	11.5	11.6
Eye Amplitude (mV)	610	763	762	785.0
Eye Height (mV)	375	455	545	539.0
Jitter (rms) (fs)	993	615	537	702.0

Eye Diagram	PRBS7	S-Paramater Model Used by De-Embed Function		
FlexDCA Signal Identifier	D1A	F3	F5	F7
	Raw Differential			
Description	Waveform	1-Port AFR	ADS	2x Thru AFR
Rise Time 20-80% (ps)	15.3	11.9	11.5	11.9
Eye Amplitude (mV)	908	1134	1134	1169.0
Eye Height (mV)	560	679	814	803.0
Jitter (rms) (fs)	934	563	510	665.0

![](_page_22_Figure_4.jpeg)

DESIGNCON<sup>®</sup> 2014

#### **1-Port AFR Model:**

- Rise time (20%-80%): 3.1 ps faster (20% improvement)
- Eye Amplitude: 204 mV higher (25% improvement)

### **Jitter Measurements**

![](_page_23_Figure_1.jpeg)

Jitter Analysis	PRBS15	S-Paramater Model Used by De-Embed Function		
FlexDCA Signal Identifier	D1A	F3	F5	F7
	Raw Differential			
Description	Waveform	1-Port AFR	ADS	2x Thru AFR
Inter-Symbol Interference (ISI) (p-p)	6.76	4.98	4.34	5.11

#### 1-Port AFR Model (PRBS7):

- Total Jitter (1E-12): 6.05ps (1.7ps lower)
- Random Jitter (RJ): 267 fs (~ unchanged)
- Deterministic Jitter (DJ): 2.4ps (1.7ps lower)
- Inter-Symbol Interference (ISI): 2.37ps (1.4 ps lower)

Jitter Analysis	PRBS7	S-Paramater Model Used by De-Embed Function		
FlexDCA Signal Identifier	D1A	F3	F5	F7
	Raw Differential			
Description	Waveform	1-Port AFR	ADS	2x Thru AFR
Total Jitter (@ 1E-12) (p-p)	7.74	6.05	5.72	6.10
Random Jitter, RJ rms (fs)	267	267	277	256
Deterministic Jitter (δ - δ) (ps)	4.1	2.40	1.92	2.60
Inter-Symbol Interference (ISI) (p-p)	3.66	2.37	1.76	2.36

![](_page_23_Figure_9.jpeg)

#### 1-Port AFR Model (PRBS15):

• ISI: 4.98ps (1.8 ps lower)

### Summary

- Fixture de-embedding Lessons Learned:
  - Test Fixture is simple to build and measure
  - Full de-embedding is sensitive to reference plane errors.
  - Partial de-embedding
    - A practical solution when Tx is impedance matched.
    - Substantially less effort than full de-embed
    - Results are sufficient in most cases
  - 1-Port AFR enables simple in-situ fixture channel measurement.

![](_page_24_Picture_9.jpeg)

# Conclusion

### This methodology is useful

- Economical use of time and resources
- Does not require elaborate measurement equipment and set up
- Results are adequate without expensive effort and resources

*"Accurate 28 Gb/s Tx real-time measurements at the DUT package require fixture de-embedding."* 

![](_page_25_Picture_6.jpeg)

# Acknowledgements

- Fangyi Rao of Agilent for his patience in explaining causal frequency to time domain transforms.
- Jim Stimple of Agilent for his explanation of the band limiting differences between real-time scopes with arbitrary data and sampling scopes with repetitive data.

![](_page_26_Picture_3.jpeg)